




Sierra Components, Inc.

924 Incline Way • Suite F • Incline Village, Nevada 89451
 Phone: 775.831.1241 Fax: 775.831.3021

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.



PAD FUNCTIONS

1) <u>VDD</u>	10) <u>A0</u>	19) <u>B7</u>	28) <u>VCC</u>
2) <u>A0</u>	11) <u>00</u>	20) <u>EA</u>	29) _____
3) <u>A1</u>	12) <u>01</u>	21) <u>A0</u>	30) _____
4) <u>A2</u>	13) <u>02</u>	22) <u>EB</u>	31) _____
5) <u>A3</u>	14) <u>VDD</u>	23) <u>A11</u>	32) _____
6) <u>A4</u>	15) <u>03</u>	24) <u>A9</u>	33) _____
7) <u>A5</u>	16) <u>04</u>	25) <u>A6</u>	34) _____
8) <u>A6</u>	17) <u>05</u>	26) <u>VCC</u>	35) _____
9) <u>A7</u>	18) <u>06</u>	27) <u>EN</u>	36) _____

Topside Met:
 Backside:
 Backside Potential:
 Mask Ref:
 Bond Pads (Mils):

APPROVED BY:
 MFG: AMD

DIE SIZE (Mils): 102 X 111
 THICKNESS:

DATE: 3/3/00
 P/N: AM27C64